Design methodologies for hardware accelerated heterogeneous computing systems

Implementation aspects of binary and non-binary low-density parity-check decoders

Application and standard driven LDPC code decoder development

A new approach to efficient heterogeneous computing

System-level modeling, analysis and optimization of DRAM memories and controller architectures

Arcitectures for high-throughput and reliable iterative channel decoders